

## Connection Diagrams

Pin Assignment for SSOP and TSSOP


FBGA Pin Assignments

|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | $\mathrm{B}_{0}$ | NC | $\mathrm{T} / \mathrm{R}_{1}$ | $\overline{\mathrm{OE}}_{1}$ | NC | $\mathrm{A}_{0}$ |
| $\mathbf{B}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ | NC | NC | $\mathrm{A}_{1}$ | $\mathrm{~A}_{2}$ |
| $\mathbf{C}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{A}_{3}$ | $\mathrm{~A}_{4}$ |
| $\mathbf{D}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | GND | GND | $\mathrm{A}_{5}$ | $\mathrm{~A}_{6}$ |
| $\mathbf{E}$ | $\mathrm{~B}_{8}$ | $\mathrm{~B}_{7}$ | GND | GND | $\mathrm{A}_{7}$ | $\mathrm{~A}_{8}$ |
| $\mathbf{F}$ | $\mathrm{~B}_{10}$ | $\mathrm{~B}_{9}$ | GND | GND | $\mathrm{A}_{9}$ | $\mathrm{~A}_{10}$ |
| $\mathbf{G}$ | $\mathrm{~B}_{12}$ | $\mathrm{~B}_{11}$ | $\mathrm{~V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{A}_{11}$ | $\mathrm{~A}_{12}$ |
| $\mathbf{H}$ | $\mathrm{~B}_{14}$ | $\mathrm{~B}_{13}$ | NC | NC | $\mathrm{A}_{13}$ | $\mathrm{~A}_{14}$ |
| $\mathbf{J}$ | $\mathrm{~B}_{15}$ | NC | $\mathrm{T} / \bar{R}_{2}$ | $\mathrm{OE}_{2}$ | NC | $\mathrm{A}_{15}$ |

Truth Tables

| Inputs |  | Outputs |
| :---: | :---: | :---: |
| $\overline{\mathrm{OE}}_{1}$ | $\mathrm{T} / \bar{R}_{1}$ |  |
| L | L | Bus $\mathrm{B}_{0}-\mathrm{B}_{7}$ Data to Bus $\mathrm{A}_{0}-\mathrm{A}_{7}$ |
| L | H | Bus $A_{0}-A_{7}$ Data to Bus $B_{0}-B_{7}$ |
| H | X | HIGH $Z$ State on $A_{0}-A_{7}, B_{0}-B_{7}$ |
| Inputs |  | Outputs |
| $\mathrm{OE}_{2}$ | $\mathrm{T} / \bar{R}_{2}$ |  |
| L | L | Bus $\mathrm{B}_{8}-\mathrm{B}_{15}$ Data to Bus $\mathrm{A}_{8}-\mathrm{A}_{15}$ |
| L | H | Bus $\mathrm{A}_{8}-\mathrm{A}_{15}$ Data to Bus $\mathrm{B}_{8}-\mathrm{B}_{15}$ |
| H | X | HIGH $Z$ State on $A_{8}-A_{15}, B_{8}-B_{15}$ |
| H = HIGH Voltage Level <br> = LOW Voltage Level <br> $X=$ Immaterial <br> $\mathrm{Z}=$ High Impedance |  |  |

## Logic Diagrams



Note: Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.


| Symbol | Parameter | Conditions | $\begin{aligned} & \mathrm{v}_{\mathrm{cc}} \\ & (\mathrm{v}) \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max |  |
| ${ }_{\text {cc }}$ | Quiescent Supply Current | $\mathrm{V}_{1}=\mathrm{V}_{\text {cC }}$ or GND | 2.3-3.6 |  | 20 | $\mu \mathrm{A}$ |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{\mathrm{l}}, \mathrm{V}_{\mathrm{O}} \leq 5.5 \mathrm{~V}$ (Note 7) | 2.3-3.6 |  | $\pm 20$ |  |
| $\Delta_{\text {l }}$ | Increase in $\mathrm{I}_{\text {cc }}$ per Input | $\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$ | 2.3-3.6 |  | 500 | $\mu \mathrm{A}$ |

## AC Electrical Characteristics

| Symbol | Parameter | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=500 \Omega$ |  |  |  |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{Cc}}=2.7 \mathrm{~V} \\ & \hline \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V} \\ \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  |  |  |  |  |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PHL}} \\ & \mathrm{t}_{\mathrm{PLH}} \end{aligned}$ | Propagation Delay $A_{n}$ to $B_{n}$ or $B_{n}$ to $A_{n}$ | $\begin{aligned} & \hline 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 5.2 \\ & 5.2 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & \hline 5.4 \\ & 5.4 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Output Enable Time | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.2 \\ & 7.2 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline t_{\mathrm{PLZ}} \\ & \mathrm{t}_{\mathrm{PHZ}} \end{aligned}$ | Output Disable Time | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6.4 \\ & 6.4 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 6.9 \\ & 6.9 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 7.7 \\ & 7.7 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{OSHL}}$ <br> $\mathrm{t}_{\mathrm{OSLH}}$ | Output to Output Skew (Note 8) |  | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ |  |  |  |  | ns |

## Dynamic Switching Characteristics

| Symbol | Parameter | Conditions | $\mathrm{V}_{\text {cc }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | (V) | Typical |  |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Dynamic Peak $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.6 \end{aligned}$ | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Dynamic Valley $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \\ & \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}, \mathrm{~V}_{\mathrm{IH}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 3.3 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & \hline-0.8 \\ & -0.6 \end{aligned}$ | V |

## Capacitance

| Symbol | Conditions | Typical | Units |  |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{I N}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=$ Open, $\mathrm{V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 7 | pF |
| $\mathrm{C}_{/ / \mathrm{O}}$ | Input/Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}$ | 8 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{CC}}, \mathrm{f}=10 \mathrm{MHz}$ | 20 | pF |

## AC LOADING and WAVEFORMS Generic for LCx Family



FIGURE 1. AC Test Circuit ( $C_{L}$ includes probe and jig capacitance)

| Test | Switch |
| :---: | :---: |
| $\mathrm{t}_{\mathrm{PLH}}, \mathrm{t}_{\mathrm{PHL}}$ | Open |
| $\mathrm{t}_{\mathrm{PZL}}, \mathrm{t}_{\mathrm{PLZ}}$ | 6 V at $\mathrm{V}_{\mathrm{CC}}=3.3 \pm 0.3 \mathrm{~V}$ <br> $\mathrm{~V}_{\mathrm{CC}} \times 2$ at $\mathrm{V}_{\mathrm{CC}}=2.5 \pm 0.2 \mathrm{~V}$ |
| $\mathrm{t}_{\mathrm{PZH}}, \mathrm{t}_{\mathrm{PHZ}}$ | GND |



Waveform for Inverting and Non-Inverting Functions

Propagation Delay. Pulse Width and $\mathrm{t}_{\mathrm{rec}}$ Waveforms


3-STATE Output High Enable and Disable Times for Logic


Setup Time, Hold Time and Recovery Time for Logic


FIGURE 2. Waveforms
(Input Characteristics; $\mathrm{f}=\mathbf{1 M H z}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=\mathbf{3 n s}$ )

| Symbol | $\mathrm{V}_{\mathbf{C C}}$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\mathbf{3 . 3 V} \pm \mathbf{0 . 3 V}$ | $\mathbf{2 . 7 V}$ | $\mathbf{2 . 5 V} \pm \mathbf{0 . 2 V}$ |
| $\mathrm{V}_{\mathrm{mi}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / \mathbf{2}$ |
| $\mathrm{V}_{\mathrm{mo}}$ | 1.5 V | 1.5 V | $\mathrm{~V}_{\mathrm{CC}} / 2$ |
| $\mathrm{~V}_{\mathrm{x}}$ | $\mathrm{V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OL}}+0.15 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{y}}$ | $\mathrm{V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.3 \mathrm{~V}$ | $\mathrm{~V}_{\mathrm{OH}}-0.15 \mathrm{~V}$ |



Physical Dimensions inches (millimeters) unless otherwise noted



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)


LAND PATTERN RECOMMENDATION


DIMENSIONS ARE IN MILLIMETERS
NOTES:
A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
B. DIMENSIONS ARE IN MILIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTD48RevB1


DETAIL A

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1 mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.
LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
www.fairchildsemi.com
