

## Functional Description

The LVX573 contains eight D-type latches. When the enable (LE) input is HIGH, data on the $D_{n}$ inputs enters the latches. In this condition the latches are transparent, i.e., a latch output will change state each time its $D$ input changes. When LE is LOW the latches store the information that was present on the $D$ inputs a setup time preceding the HIGH-to-LOW transition of LE. The 3-STATE buffers are controlled by the Output Enable (OE) input. When $\overline{\mathrm{OE}}$ is LOW, the buffers are enabled. When $\overline{\mathrm{OE}}$ is HIGH the buffers are in the high impedance mode but this does not interfere with entering new data into the latches.

## Truth Table

| Inputs |  |  | Outputs |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ | LE | D | $\mathbf{O}_{\mathbf{n}}$ |
| L | H | H | H |
| L | H | L | L |
| L | L | X | $\mathrm{O}_{0}$ |
| H | X | X | Z |

H = HIGH Voltage
= LOW Voltage
$\mathrm{Z}=$ High Impedance
X = Immaterial
$\mathrm{O}_{0}=$ Previous $\mathrm{O}_{0}$ before HIGH-to-LOW transition of Latch Enable

## Logic Diagram







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

