ARM Instruction Set Quick Reference Card

Key to Table	s			Γ							
{cond}	Refer to Table Condition Fiel	d {cc	ond}		<a_n< th=""><th>node2</th><th>></th><th>Refer to Table Addressing Mode 2</th><th></th></a_n<>	node2	>	Refer to Table Addressing Mode 2			
<0prnd2>	Refer to Table Operand 2	-			<a_n< th=""><th>node2</th><th>P></th><th>Refer to Table Addressing Mode 2 (Post-</th><th>indexed only)</th></a_n<>	node2	P>	Refer to Table Addressing Mode 2 (Post-	indexed only)		
<fields></fields>	Refer to Table PSR fields				<a n<="" th=""><th>node3</th><th>></th><th>Refer to Table Addressing Mode 3</th><th></th>	node3	>	Refer to Table Addressing Mode 3			
{S}	Updates condition flags if S pre	sent			_	node4		Refer to Table Addressing Mode 4 (Block	load or Stack pop)		
C*, V*			uctions in Architecture v4 and earlier			node4		Refer to Table Addressing Mode 4 (Block	• • •		
Q , ,	<u> </u>		low (no S option). Read and reset using MRS and MSR		<a_mode5></a_mode5>			Refer to Table Addressing Mode 5			
x,y	B meaning half-register [15:0],				<reglist></reglist>			_	A comma-separated list of registers, enclosed in braces ({ and })		
<immed 8r=""></immed>	0 0 1		tating an 8-bit value by an even number of bits		!}</th <th>JIISC</th> <th></th> <th>Updates base register after data transfer if ! pr</th> <th></th>	JIISC		Updates base register after data transfer if ! pr			
<immed_8*4< th=""><th></th><th>-</th><th>0</th><th></th><th>1:5 §</th><th></th><th></th><th>Refer to Table ARM architecture versions</th><th></th></immed_8*4<>		-	0		1:5 §			Refer to Table ARM architecture versions			
<ililiad_0 4<="" th=""><th>A 10-bit constant, formed by lef</th><th>11-5111</th><th>ung an 8-bit value by two bits</th><th>Ľ</th><th>8</th><th></th><th></th><th>Refer to Table ARM dicintecture versions</th><th>•</th></ililiad_0>	A 10-bit constant, formed by lef	11-5111	ung an 8-bit value by two bits	Ľ	8			Refer to Table ARM dicintecture versions	•		
Operation		§	Assembler	Su	pda	tes	Q	Action	Notes		
Move	Move		MOV{cond}{S} Rd, <oprnd2></oprnd2>	Ν	Ζ	С		Rd := Oprnd2			
	NOT		MVN{cond}{S} Rd, <oprnd2></oprnd2>	Ν	Ζ	С		Rd := 0xFFFFFFFF EOR Oprnd2			
	SPSR to register	3	MRS{cond} Rd, SPSR					Rd := SPSR			
	CPSR to register	3	MRS{cond} Rd, CPSR					Rd := CPSR			
	register to SPSR	3	MSR{cond} SPSR_ <fields>, Rm</fields>					SPSR := Rm (selected bytes only)			
	register to CPSR	3	MSR{cond} CPSR_ <fields>, Rm</fields>					CPSR := Rm (selected bytes only)			
	immediate to SPSR	3	MSR{cond} SPSR_ <fields>, #<immed_8r></immed_8r></fields>					SPSR := immed_8r (selected bytes only)			
	immediate to CPSR	3	MSR{cond} CPSR_ <fields>, #<immed_8r></immed_8r></fields>					CPSR := immed_8r (selected bytes only)			
Arithmetic	Add	5	ADD{cond}{S} Rd, Rn, <0prnd2>	N	Ζ	C V	r	Rd := Rn + Oprnd2			
/	with carry		ADC{cond}{S} Rd, Rn, <0prind2>			c v		Rd := Rn + Oprnd2 + Carry			
	saturating	5E	QADD{cond} Rd, Rm, Rn	1	L	с,	0		No shift/rotate.		
	double saturating		QDADD{cond} Rd, Rm, Rn				· ·	Rd := SAT(Rm + SAT(Rn * 2))	No shift/rotate.		
	e	JE		N	Z	c v			No sint/rotate.		
	Subtract		SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>	N				Rd := Rn - Oprnd2			
	with carry		SBC{cond}{S} Rd, Rn, <oprnd2></oprnd2>			C V		Rd := Rn - Oprnd2 - NOT(Carry)			
	reverse subtract		RSB{cond}{S} Rd, Rn, <oprnd2></oprnd2>			C V		Rd := Oprnd2 - Rn			
	reverse subtract with carry		RSC{cond}{S} Rd, Rn, <oprnd2></oprnd2>	N	Z	C V		Rd := Oprnd2 - Rn - NOT(Carry)			
	saturating		QSUB{cond} Rd, Rm, Rn				-	Rd := SAT(Rm - Rn)	No shift/rotate.		
	double saturating		QDSUB{cond} Rd, Rm, Rn				Q		No shift/rotate.		
	Multiply	2	MUL{cond}{S} Rd, Rm, Rs		Ζ			Rd := (Rm * Rs)[31:0]			
	accumulate	2	MLA{cond}{S} Rd, Rm, Rs, Rn		Ζ			Rd := ((Rm * Rs) + Rn)[31:0]			
	unsigned long	Μ				C* V		RdHi,RdLo := unsigned(Rm * Rs)			
	unsigned accumulate long	Μ		Ν		C* V		RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)			
	signed long	Μ	SMULL{cond}{S} RdLo, RdHi, Rm, Rs	Ν	Ζ	C* V	*	RdHi,RdLo := signed(Rm * Rs)			
	signed accumulate long	Μ	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs	Ν	Ζ	C* V	*	RdHi,RdLo := signed(RdHi,RdLo + Rm * Rs)			
	signed 16 * 16 bit	5E	SMULxy{cond} Rd, Rm, Rs					Rd := Rm[x] * Rs[y]	No shift/rotate.		
	signed 32 * 16 bit	5E	SMULWy{cond} Rd, Rm, Rs					Rd := (Rm * Rs[y])[47:16]	No shift/rotate.		
	signed accumulate 16 * 16	5E	SMLAxy{cond} Rd, Rm, Rs, Rn				Q	Rd := Rn + Rm[x] * Rs[y]	No shift/rotate.		
	signed accumulate 32 * 16	5E	SMLAWy{cond} Rd, Rm, Rs, Rn				Q	Rd := Rn + (Rm * Rs[y])[47:16]	No shift/rotate.		
	signed accumulate long 16 * 16	5E	SMLALxy{cond} RdLo, RdHi, Rm, Rs					RdHi,RdLo := RdHi,RdLo + Rm[x] * Rs[y]	No shift/rotate.		
	Count leading zeroes	5						Rd := number of leading zeroes in Rm			
Logical	Test		TST{cond} Rn, <oprnd2></oprnd2>	Ν	Ζ	С		Update CPSR flags on Rn AND Oprnd2			
J a a	Test equivalence		TEQ{cond} Rn, <oprnd2></oprnd2>		Z			Update CPSR flags on Rn EOR Oprnd2			
	AND		AND{cond}{S} Rd, Rn, <0prnd2>	N				Rd := Rn AND Oprnd2			
	EOR		EOR{cond}{S} Rd, Rn, <oprind2></oprind2>	N				Rd := Rn EOR Oprnd2			
	ORR		ORR{cond}{S} Rd, Rn, <oprind2></oprind2>	N	Z			Rd := Rn OR Oprnd2 Rd := Rn OR Oprnd2			
	Bit Clear		BIC{cond}{S} Rd, Rn, <0prind2>		Z			Rd := Rn AND NOT Oprnd2			
	No operation		NOP	11	L	C		R0 := R0	Flags not affected.		
	Shift/Rotate		11015					KU KU	0		
Compare		-	(MD (new d) Dr. (Oraci: 30)	NT	7	C V	,	Undete CDCD flags on Dr. Oran 12	See Table Operand 2.		
Compare	Compare		CMP{cond} Rn, <oprnd2></oprnd2>					Update CPSR flags on Rn - Oprnd2			
	negative		CMN{cond} Rn, <oprnd2></oprnd2>	N	L	C V		Update CPSR flags on Rn + Oprnd2			

Vector Floating Point Instruction Set Quick Reference Card

Key to Tables			
{cond}	See Table Condition Field (on ARM side).	{ E }	E : raise exception on any NaN. Without E : raise exception only on signaling NaNs.
<s d=""></s>	S (single precision) or D (double precision).	{ Z }	Round towards zero. Overrides FPSCR rounding mode.
<s d="" x=""></s>	As above, or X (unspecified precision).	<vfpregs></vfpregs>	A comma separated list of consecutive VFP registers, enclosed in braces ({ and }).
Fd, Fn, Fm	Sd, Sn, Sm (single precision), or Dd, Dn, Dm (double precision).	<vfpsysreg></vfpsysreg>	FPSCR, or FPSID.

Operation		Assembler	Exceptions		otes
Vector arithmetic	Multiply	FMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fn * Fm	
	negative	FNMUL <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := - (Fn * Fm)	
	accumulate	FMAC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fd + (Fn * Fm)	
	deduct	FNMAC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := Fd - (Fn * Fm)	Exceptions
	negate and accumulate	FMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -Fd + (Fn * Fm)	IO Invalid operation
	negate and deduct	FNMSC <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, UF, IX	Fd := -Fd - (Fn * Fm)	OF Overflow
	Add	FADD <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn + Fm	UF Underflow
	Subtract	FSUB <s d="">{cond} Fd, Fn, Fm</s>	IO, OF, IX	Fd := Fn - Fm	IX Inexact result
	Divide	FDIV <s d="">{cond} Fd, Fn, Fm</s>	IO, DZ, OF, UF, IX	Fd := Fn / Fm	DZ Division by zero
	Сору	FCPY <s d="">{cond} Fd, Fm</s>		Fd := Fm	
	Absolute	FABS <s d="">{cond} Fd, Fm</s>		Fd := abs(Fm)	
	Negative	FNEG <s d="">{cond} Fd, Fm</s>		Fd := -Fm	
	Square root	FSQRT <s d="">{cond} Fd, Fm</s>	IO, IX	Fd := sqrt(Fm)	
Scalar compare		$FCMP{E}{cond}$ Fd, Fm	IO	Set FPSCR flags on Fd - Fm Us	e
	Compare with zero	$FCMP{E}Z{cond}Fd$	IO	Set FPSCR flags on Fd - 0 Us	e FMSTAT to transfer flags.
Scalar convert	Single to double	FCVTDS{cond} Dd, Sm	IO	Dd := convertStoD(Sm)	
	Double to single	FCVTSD{cond} Sd, Dm	IO, OF, UF, IX	Sd := convertDtoS(Dm)	
	Unsigned integer to float	FUITO <s d="">{cond} Fd, Sm</s>		Fd := convertUItoF(Sm)	
	Signed integer to float	FSITO <s d="">{cond} Fd, Sm</s>	IX	Fd := convertSItoF(Sm)	
	Float to unsigned integer	$FTOUI{Z} < S/D > {cond} Sd, Fm$	IO, IX	Sd := convertFtoUI(Fm)	
	Float to signed integer	$FTOSI{Z} < S/D > {cond} Sd, Fm$	IO, IX	Sd := convertFtoSI(Fm)	
Save VFP registers		<pre>FST<s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s></pre>		[address] := Fd	
	Multiple, unindexed	FSTMIA <s d="" x="">{cond} Rn, <vfpregs></vfpregs></s>		Saves list of VFP registers, starti	0
	increment after	FSTMIA <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMEA (empty	0.
	decrement before	FSTMDB <s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s>		synonym: FSTMFD (full des	scending)
Load VFP registers		<pre>FLD<s d="">{cond} Fd, [Rn{, #<immed_8*4>}]</immed_8*4></s></pre>		Fd := [address]	
	Multiple, unindexed	<pre>FLDMIA<s d="" x="">{cond} Rn, <vfpregs></vfpregs></s></pre>		Loads list of VFP registers, start	
	increment after	<pre>FLDMIA<s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s></pre>		synonym: FLDMFD (full de	
	decrement before	<pre>FLDMDB<s d="" x="">{cond} Rn!, <vfpregs></vfpregs></s></pre>		synonym: FLDMEA (empty	ascending)
Transfer registers	ARM to single	FMSR{cond} Sn, Rd		Sn := Rd	
	Single to ARM	FMRS{cond} Rd, Sn		Rd := Sn	
	ARM to lower half of double	FMDLR{cond} Dn, Rd		Le regione de la company	e with FMDHR.
	Lower half of double to ARM	FMRDL{cond} Rd, Dn			e with FMRDH.
	ARM to upper half of double	FMDHR{cond} Dn, Rd		Loose Jones and Loose and Loos	e with FMDLR.
	Upper half of double to ARM	FMRDH{cond} Rd, Dn			e with FMRDL.
	ARM to VFP system register	FMXR{cond} <vfpsysreg>, Rd</vfpsysreg>			alls ARM until all VFP ops complete.
	VFP system register to ARM	FMRX{cond} Rd, <vfpsysreg></vfpsysreg>			alls ARM until all VFP ops complete.
	FPSCR flags to CPSR	FMSTAT{cond}		CPSR flags := FPSCR flags Eq	uivalent to FMRX R15, FPSCR

FPS	CR for	mat					Rou	nding	(Stride	: - 1)*3		Vect	or lengt	h - 1				Excep	ion traj	enable b	its			(Cumulat	ive exce	ption bit	s
31	30)	29	28		24	23	22	21	20		18	17	16			12	11	10	9	8			4	3	2	1	0
Ν	Z		С	V		FZ	RM	ODE	STR	IDE			LEN				IXI	UF	E OF	E DZE	IOE			IXC	UFC	OFC	DZC	IOC
FZ: 1 = flush to zero mode. Rounding					0 = rou	nd to nea	arest, 1 =	toward	s +•	•, 2 = to	wards -∘	•, 3 = to	ward	ls zer	0.		(Vector	length *	Stride) n	nust not	exce	ed 4 for	double j	precision	operan	ds.		

If Fd is S0-S7 or D0-D3, operation is Scalar (regardless of vector length).	If Fd is S8-S31 or D4-D15, and Fm is S0-S7 or D0-D3, operation is Mixed (Fm scalar, others vector).
If Fd is S8-S31 or D4-D15, and Fm is S8-S31 or D4-D15, operation is Vector.	S0-S7 (or D0-D3), S8-S15 (D4-D7), S16-S23 (D8-D11), S24-S31 (D12-D15) each form a circulating bank of registers.

Thumb Instruction Set Quick Reference Card

All Thumb registers are Lo (R0-R7) except where specified. Hi registers are R8-R15.

Operation		§	Assembler	Update flags	Action	Notes
Move	Immediate		MOV Rd, # <immed_8></immed_8>	~	Rd := immed_8	8-bit immediate value.
	Lo to Lo		MOV Rd, Rm	1	Rd := Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		MOV Rd, Rm	×	Rd := Rm	Not Lo to Lo
Arithmetic	Add		ADD Rd, Rn, # <immed_3></immed_3>	1	$Rd := Rn + immed_3$	3-bit immediate value.
	Lo and Lo		ADD Rd, Rn, Rm	1	Rd := Rn + Rm	
	Hi to Lo, Lo to Hi, Hi to Hi		ADD Rd, Rm	x	Rd := Rd + Rm	Not Lo to Lo
	immediate		ADD Rd, # <immed_8></immed_8>	1	$Rd := Rd + immed_8$	8-bit immediate value.
	with carry		ADC Rd, Rm	1	Rd := Rd + Rm + C-bit	
	value to SP		ADD SP, # <immed_7*4></immed_7*4>	x	$SP := SP + immed_7 * 4$	9-bit immediate value (word-aligned).
	form address from SP		ADD Rd, SP, # <immed_8*4></immed_8*4>	x	$Rd := SP + immed_8 * 4$	10-bit immediate value (word-aligned).
	form address from PC		ADD Rd, PC, # <immed_8*4></immed_8*4>	x	Rd := (PC AND 0xFFFFFFC) + immed_8 * 4	10-bit immediate value (word-aligned).
	Subtract		SUB Rd, Rn, Rm	1	Rd := Rn - Rm	
	immediate 3		SUB Rd, Rn, # <immed_3></immed_3>	1	Rd := Rn - immed 3	3-bit immediate value.
	immediate 8		SUB Rd, # <immed_8></immed_8>	1	Rd := Rd - immed 8	8-bit immediate value.
	with carry		SBC Rd, Rm	1	Rd := Rd - Rm - NOT C-bit	
	value from SP		SUB SP, # <immed_7*4></immed_7*4>	×	SP := SP - immed 7 * 4	9-bit immediate value (word-aligned).
	Negate		NEG Rd, Rm	1	Rd := -Rm	y bit ininicatule value (word anglied).
	Multiply		MUL Rd, Rm	1	Rd := Rm * Rd	
	Compare		CMP Rn, Rm	1	update CPSR flags on Rn - Rm	Can be Lo to Lo, Lo to Hi, Hi to Lo, or Hi to Hi.
	negative		CMP RI, Ru	1	update CPSR flags on Rn + Rm	
	immediate		CMP Rn, # <immed 8=""></immed>	1	update CPSR flags on Rn - immed 8	8-bit immediate value.
	No operation		NOP	×	R8 := R8	Flags not affected.
Logical	AND		AND Rd, Rm	× ✓	Rd := Rd AND Rm	Flags not affected.
Logical	Exclusive OR			✓ ✓	Rd := Rd EOR Rm	
	OR		EOR Rd, Rm	<i>✓</i>	Rd := Rd OR Rm	
	Bit clear		ORR Rd, Rm	<i>✓</i>		
			BIC Rd, Rm	-	Rd := Rd AND NOT Rm	
	Move NOT		MVN Rd, Rm		Rd := NOT Rm	
01:01	Test bits		TST Rn, Rm	1	update CPSR flags on Rn AND Rm	
Shift/rotate	Logical shift left		LSL Rd, Rm, # <immed_5></immed_5>		Rd := Rm << immed_5	5-bit immediate shift. Allowed shifts 0-31.
			LSL Rd, Rs	1	Rd := Rd << Rs	
	Logical shift right		LSR Rd, Rm, # <immed_5></immed_5>	1	$Rd := Rm >> immed_5$	5-bit immediate shift. Allowed shifts 1-32.
			LSR Rd, Rs	1	$Rd := Rd \gg Rs$	
	Arithmetic shift right		ASR Rd, Rm, # <immed_5></immed_5>	1	Rd := Rm ASR immed_5	5-bit immediate shift. Allowed shifts 1-32.
			ASR Rd, Rs	1	Rd := Rd ASR Rs	
	Rotate right		ROR Rd, Rs	1	Rd := Rd ROR Rs	
Branch	Conditional branch		B{cond} label		R15 := label	label must be within -252 to +258 bytes of current instruction See Table Condition Field (ARM side). AL not allowed.
	Unconditional branch		B label		R15 := label	label must be within ± 2 Kb of current instruction.
	Long branch with link		BL label		R14 := R15 - 2, R15 := label	Encoded as two Thumb instructions. label must be within ±4Mb of current instruction.
	Branch and exchange		BX Rm		R15 := Rm AND 0xFFFFFFFE	Change to ARM state if $Rm[0] = 0$.
	Branch with link and exchange	5T	BLX label		R14 := R15 - 2, R15 := label	Encoded as two Thumb instructions.
					Change to ARM	label must be within ±4Mb of current instruction.
	Branch with link and exchange	5T	BLX Rm		R14 := R15 - 2, R15 := Rm AND 0xFFFFFFF	
					Change to ARM if $Rm[0] = 0$	
Software Interrupt			SWI <immed_8></immed_8>		Software interrupt processor exception	8-bit immediate value encoded in instruction.
Breakpoint		5T	BKPT <immed_8></immed_8>		Prefetch abort or enter debug state	

Thumb Instruction Set Quick Reference Card

Operatio	n	§	Assembler	Action	Notes
Load	with immediate offset, word		LDR Rd, [Rn, # <immed_5*4>]</immed_5*4>	$Rd := [Rn + immed_5 * 4]$	
	halfword		LDRH Rd, [Rn, # <immed_5*2>]</immed_5*2>	$Rd := ZeroExtend([Rn + immed_5 * 2][15:0])$	Clears bits 31:16
	byte		LDRB Rd, [Rn, # <immed_5>]</immed_5>	$Rd := ZeroExtend([Rn + immed_5][7:0])$	Clears bits 31:8
	with register offset, word		LDR Rd, [Rn, Rm]	Rd := [Rn + Rm]	
	halfword		LDRH Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][15:0])	Clears bits 31:16
	signed halfword		LDRSH Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][15:0])	Sets bits 31:16 to bit 15
	byte		LDRB Rd, [Rn, Rm]	Rd := ZeroExtend([Rn + Rm][7:0])	Clears bits 31:8
	signed byte		LDRSB Rd, [Rn, Rm]	Rd := SignExtend([Rn + Rm][7:0])	Sets bits 31:8 to bit 7
	PC-relative		LDR Rd, [PC, # <immed_8*4>]</immed_8*4>	Rd := [(PC AND 0xFFFFFFC) + immed_8 * 4]	
	SP-relative		LDR Rd, [SP, # <immed_8*4>]</immed_8*4>	$Rd := [SP + immed_8 * 4]$	
	Multiple		LDMIA Rn!, <reglist></reglist>	Loads list of registers	Always updates base register.
Store	with immediate offset, word		STR Rd, [Rn, # <immed_5*4>]</immed_5*4>	$[Rn + immed_5 * 4] := Rd$	
	halfword		STRH Rd, [Rn, # <immed_5*2>]</immed_5*2>	$[Rn + immed_5 * 2][15:0] := Rd[15:0]$	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, # <immed_5>]</immed_5>	$[Rn + immed_5][7:0] := Rd[7:0]$	Ignores Rd[31:8]
	with register offset, word		STR Rd, [Rn, Rm]	[Rn + Rm] := Rd	
	halfword		STRH Rd, [Rn, Rm]	[Rn + Rm][15:0] := Rd[15:0]	Ignores Rd[31:16]
	byte		STRB Rd, [Rn, Rm]	[Rn + Rm][7:0] := Rd[7:0]	Ignores Rd[31:8]
	SP-relative, word		STR Rd, [SP, # <immed_8*4>]</immed_8*4>	$[SP + immed_8 * 4] := Rd$	
	Multiple		STMIA Rn!, <reglist></reglist>	Stores list of registers	Always updates base register.
Push/	Push		PUSH <reglist></reglist>	Push registers onto stack	Full descending stack.
Рор	Push with link		PUSH <reglist, lr=""></reglist,>	Push LR and registers onto stack	
	Pop		POP <reglist></reglist>	Pop registers from stack	
	Pop and return		POP <reglist, pc=""></reglist,>	Pop registers, branch to address loaded to PC	
	Pop and return with exchange	5T	POP <reglist, pc=""></reglist,>	Pop, branch, and change to ARM state if $address[0] = 0$	

Proprietary Notice

ARM is the trademark of ARM Ltd.

Neither the whole nor any part of the information contained in, or the product described in, this reference card may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this reference card is subject to continuous developments and improvements. All particulars of the product and its use contained in this reference card are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001D

Change Log

Issue	Date	By	Change
А	June 1995	BJH	First Release
В	Sept 1996	BJH	Second Release
С	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release

ENGLAND	GERMANY	USA	JAPAN	KOREA		
ARM Ltd	ARM Ltd	ARM Inc	ARM KK	ARM		
Fulbourn Road	Otto-Hahn Str. 13b	750 University Avenue	Plustaria Building 4F,	Room #1115, Hyundai Building		
Cherry Hinton	85521 Ottobrun-Riemerling	Suite 150,	3-1-4 Shinyokohama, Kohoku-ku,	9-4, Soonae-Dong, Boondang-Ku		
Cambridge CB1 9JN	Munich	Los Gatos CA 95032	Yokohama-shi, 222-0033	Sungnam, Kyunggi-Do		
UK	Germany	USA	Japan	Korea 463-020		
Telephone: +44 1223 400400 Facsimile: +44 1223 400410 Email: info@arm.com	Telephone: +49 89 608 75545 Facsimile: +49 98 608 75599 Email: info@arm.com	Telephone: +1 408 579 2207 Facsimile: +1 408 579 1205 Email: info@arm.com	Telephone: +81 45 477 5260 Facsimile: +81 45 477 5261 Email: info@arm.com	Telephone: +82 342 712 8234 Facsimile: +82 342 713 8225 Email: info@arm.com		

ARM Instruction Set Quick Reference Card

Operation		§	Assembler	Action	Notes
Branch	Branch		B{cond} label	R15 := label	label must be within ± 32 Mb of current instruction.
	with link		BL{cond} label	R14 := R15-4, R15 := label	label must be within ±32Mb of current instruction.
	and exchange	4T	BX{cond} Rm	R15 := Rm, Change to Thumb if Rm[0] is 1	
	with link and exchange (1)	5T	BLX label	R14 := R15 - 4, R15 := label, Change to Thumb	Cannot be conditional. label must be within ±32Mb of current instruction.
	with link and exchange (2)	5T	BLX{cond} Rm	R14 := R15 - 4, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1	
Load	Word		LDR{cond} Rd, <a_mode2></a_mode2>	Rd := [address]	
	User mode privilege		LDR{cond}T Rd, <a_mode2p></a_mode2p>		
	branch (and exchange)		LDR{cond} R15, <a_mode2></a_mode2>	R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
	Byte		LDR{cond}B Rd, <a_mode2></a_mode2>	Rd := ZeroExtend[byte from address]	
	User mode privilege		LDR{cond}BT Rd, <a mode2p="">		
	signed	4	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd := SignExtend[byte from address]	
	Halfword	4	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd := ZeroExtent[halfword from address]	
	signed	4	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd := SignExtend[halfword from address]	
Load multiple	Pop, or Block data load		LDM{cond} <a_mode4l> Rd{!}, <reglist-pc></reglist-pc></a_mode4l>	Load list of registers from [Rd]	
	return (and exchange)		LDM{cond} <a_mode4l> Rd{!}, <reglist+pc></reglist+pc></a_mode4l>	Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
	and restore CPSR		LDM{cond} <a_mode4l> Rd{!}, <reglist+pc>^</reglist+pc></a_mode4l>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Use from exception modes only.
	User mode registers		LDM{cond} <a_mode4l> Rd, <reglist-pc>^</reglist-pc></a_mode4l>	Load list of User mode registers from [Rd]	Use from privileged modes only.
Store	Word		<pre>STR{cond} Rd, <a_mode2></a_mode2></pre>	[address] := Rd	
	User mode privilege		STR{cond}T Rd, <a_mode2p></a_mode2p>	[address] := Rd	
	Byte		STR{cond}B Rd, <a_mode2></a_mode2>	[address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond}BT Rd, <a mode2p="">	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a_mode3></a_mode3>	[address][15:0] := Rd[15:0]	
Store multiple	Push, or Block data store		STM{cond} <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rd]	
	User mode registers		<pre>STM{cond}<a_mode4s> Rd{!}, <reglist>^</reglist></a_mode4s></pre>	Store list of User mode registers to [Rd]	Use from privileged modes only.
Swap	Word	3	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Byte		SWP{cond}B Rd, Rm, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	
Coprocessors	Data operations	2	CDP{cond} p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>	Coprocessor defined	
•	1	5	CDP2 p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>	L	Cannot be conditional.
	Move to ARM reg from coproc		MRC{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>		
			MRC2 p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>		Cannot be conditional.
	Move to coproc from ARM reg		MCR{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>		
	in the second se		MCR2 p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>		Cannot be conditional.
	Load		LDC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>		
	Louis		LDC2 p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>		Cannot be conditional.
	Store		STC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>		cannot be conditional.
	Store		STC2 p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>		Cannot be conditional.
Software		5	SWI{cond} <immed_24></immed_24>	Software interrupt processor exception	24-bit value encoded in instruction.
interrupt			Duricond) (Innicu_21)	software interrupt processor exception	27 on value cheoded in instruction.
Breakpoint	1	5	BKPT <immed 16=""></immed>	Prefetch abort or enter debug state	Cannot be conditional.

ARM Addressing Modes Quick Reference Card

Addressing Mode 2 - Word and Unsigned Byte Data Transfer

		· · · · · · · · · · · · · · · · · · ·	
Pre-indexed	Immediate offset	[Rn, #+/- <immed_12>]{!}</immed_12>	
	Zero offset	[Rn]	Equivalent to [Rn,#0]
	Register offset	[Rn, +/-Rm]{!}	
	Scaled register offset	<pre>[Rn, +/-Rm, LSL #<immed_5>]{!}</immed_5></pre>	Allowed shifts 0-31
		<pre>[Rn, +/-Rm, LSR #<immed_5>]{!}</immed_5></pre>	Allowed shifts 1-32
		<pre>[Rn, +/-Rm, ASR #<immed_5>]{!}</immed_5></pre>	Allowed shifts 1-32
		<pre>[Rn, +/-Rm, ROR #<immed_5>]{!}</immed_5></pre>	Allowed shifts 1-31
		[Rn, +/-Rm, RRX]{!}	
Post-indexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>	
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL # <immed_5></immed_5>	Allowed shifts 0-31
		[Rn], +/-Rm, LSR # <immed_5></immed_5>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR # <immed_5></immed_5>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR # <immed_5></immed_5>	Allowed shifts 1-31
		[Rn], +/-Rm, RRX	

Addressing Mode 2 (Post-indexed only)

		· · · · · · , , ,				
Post-indexed	Immediate offset	[Rn],	#+/- <i< td=""><td></td></i<>			
	Zero offset	[Rn]				Equivalent to [Rn],#0
	Register offset	[Rn],	+/-Rm			
	Scaled register offset	[Rn],	+/-Rm,	LSL	# <immed_5></immed_5>	Allowed shifts 0-31
		[Rn],	+/-Rm,	LSR	# <immed_5></immed_5>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ASR	# <immed_5></immed_5>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ROR	# <immed_5></immed_5>	Allowed shifts 1-31
		[Rn],	+/-Rm,	RRX		

Addressing Mode 3 - Halfword and Signed Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn, #+/- <immed_8>]{!}</immed_8>	
	Zero offset	[Rn]	Equivalent to [Rn,#0]
	Register	[Rn, +/-Rm]{!}	
Post-indexed	Immediate offset	[Rn], #+/- <immed_8></immed_8>	
	Register	[Rn], +/-Rm	

Addres	Addressing Mode 4 - Multiple Data Transfer			
Block	Block load		рор	
IA	Increment After	FD	Full Descending	
IB	Increment Before	ED	Empty Descending	
DA	Decrement After	FA	Full Ascending	
DB	Decrement Before	EA	Empty Ascending	
Block	store	Stack	push	
IA	Increment After	EA	Empty Ascending	
IB	Increment Before	FA	Full Ascending	
DA	Decrement After	ED	Empty Descending	
DB	Decrement Before	FD	Full Descending	

Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn, #+/- <immed_8*4>]{!}</immed_8*4>	
	Zero offset	[Rn]	Equivalent to [Rn,#0]
Post-indexed	Immediate offset	[Rn], #+/- <immed_8*4></immed_8*4>	
Unindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions	
п	ARM architecture version <i>n</i> and above.
nТ	T variants of ARM architecture version n and above.
Μ	ARM architecture version 3M, and 4 and above excluding xM variants
nЕ	E variants of ARM architecture version <i>n</i> and above.

Operand 2			
Immediate value	# <immed_8r></immed_8r>		
Logical shift left immediate	Rm, LSL # <immed_5></immed_5>	Allowed shifts 0-31	
Logical shift right immediate	Rm, LSR # <immed_5></immed_5>	Allowed shifts 1-32	
Arithmetic shift right immediate	Rm, ASR # <immed_5></immed_5>	Allowed shifts 1-32	
Rotate right immediate	Rm, ROR # <immed_5></immed_5>	Allowed shifts 1-31	
Register	Rm		
Rotate right extended	Rm, RRX		
Logical shift left register	Rm, LSL Rs		
Logical shift right register	Rm, LSR Rs		
Arithmetic shift right register	Rm, ASR Rs		
Rotate right register	Rm, ROR Rs		

PSR fields	(use at least one suffix)		
Suffix	Meaning		
С	Control field mask byte	PSR[7:0]	
f	Flags field mask byte	PSR[31:24]	
s	Status field mask byte	PSR[23:16]	
x	Extension field mask byte	PSR[15:8]	

Condition Field {cond}		
Mnemonic	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)
VC	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

Key to tables		
{!}	Updates base register after data transfer if ! present. (Post-indexed always updates.)	
<immed_8r></immed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	
+/-	+ or (+ may be omitted.)	